Bookcover of Source Level Debugging of Verilog Designs
Booktitle:

Source Level Debugging of Verilog Designs

Automated Source Level Debugging of HDL Designs

VDM Verlag Dr. Müller (2010-06-09 )

Books loader

Omni badge eligible for voucher
ISBN-13:

978-3-639-26287-2

ISBN-10:
3639262875
EAN:
9783639262872
Book language:
German
Blurb/Shorttext:
Debugging is a very crucial part of hardware design cycle. Once a design is completed, all the possible faults need to be located and corrected. Although the complexity of hardware design is ever increasing, debugging is still mostly performed manually. Today, debugging has become a very painstaking and time consuming task. Model-based diagnosis provides a solid foundation for automated debugging and fault localization but sometimes the quality of the results is questionable as too many diagnosis candidates are reported. The work presented in this book shows how to apply model-based diagnosis to debugging of synthesizable Verilog designs. Moreover, Two extensions of the model based debugging theory to improve the debugging process in terms of reduction in the number of diagnosis candidates reported, are proposed.
Publishing house:
VDM Verlag Dr. Müller
Website:
http://www.vdm-verlag.de
By (author) :
Naveed Riaz
Number of pages:
124
Published at:
2010-06-09
Stock:
Available
Category:
General, encyclopedias
Price:
59.00 €
Keywords:
Model Based Diagnosis, Verilog, Source Level Debugging, Multiple Test Cases, Ackermann constraints

Books loader

Adyen::diners Adyen::jcb Adyen::discover Adyen::amex Adyen::mc Adyen::visa Adyen::cup Adyen::ach Adyen::unionpay Adyen::paypal Paypal Wire Transfer

  0 products in the shopping cart
Edit cart
Loading frontend
LOADING