Обложка Hardware Accelerated Functional Verification
Название книги:

Hardware Accelerated Functional Verification

Framework for FPGA-Accelerated Functional Verification

LAP LAMBERT Academic Publishing (2011-12-02 )

Books loader

Omni badge имеющий право на ваучер
ISBN-13:

978-3-8465-5913-0

ISBN-10:
384655913X
EAN:
9783846559130
Язык Книги:
Английский
Краткое описание:
Functional verification is a widespread technique to check whether a hardware system satisfies a given correctness specification. As the complexity of modern hardware systems rises rapidly, it is a challenging task to find appropriate techniques for acceleration of this process. This thesis introduces a design of a verification framework that exploits the field-programmable gate array (FPGA) technology for cycle-accurate acceleration of simulation-based verification, while retaining the possibility to run verification also in the user-friendly debugging environment of a simulator. The presented framework is written in SystemVerilog and complies with the principles of functional verification methodologies (OVM, UVM) as well as assertion-based verification, making its application range quite large. According to the experiments carried out on a prototype implementation, the achieved acceleration is proportional to the number of checked transactions and the complexity of the verified system. The maximum acceleration achieved on the set of experiments was over 130 times.
Издательский Дом:
LAP LAMBERT Academic Publishing
Веб-сайт:
https://www.lap-publishing.com/
By (author) :
Marcela Šimková
Количество страниц:
60
Опубликовано:
2011-12-02
Акции:
В наличии
Категория:
Информатика, ИТ
Цена:
49.00 €
Ключевые слова:
Functional Verification, testbench, SystemVerilog, FPGA, Hardware Acceleration, Hardware Acceleration

Books loader

Adyen::diners Adyen::jcb Adyen::discover Adyen::amex Adyen::mc Adyen::visa Adyen::cup Adyen::ach Adyen::unionpay Adyen::paypal Paypal Банковский перевод

  0 продуктов в корзине
Редактировать корзину
Loading frontend
LOADING