VLSI-Analog & Digital Design的封面
书籍主题:

VLSI-Analog & Digital Design

Verilog Code for Digital & Analog Design

LAP LAMBERT Academic Publishing (2011-11-04 )

Books loader

Omni badge 有获得代金券的资格
ISBN-13:

978-3-8465-4335-1

ISBN-10:
3846543357
EAN:
9783846543351
书籍语言:
英文
作品简介:
This book gives the complete information on VHDL & Verilog coding logic for a few analog and digital circuits with their test bench for verification. Hardware Description Language (HDL) is a Computer Aided Design (CAD) tool for the modern design synthesis of digital systems. The recent steady advances in semiconductor technology continue to increase the power and complexity of digital systems. Due to their complexity, such systems cannot be realized using discrete Integrated Circuits (ICs). They are usually realized using high-density programmable chips, such as Application Specified Integrated Circuits (ASICs) and Field Programmable Gate Arrays (FPGAs) and require sophisticated CAD tools. HDL is an integral part of such tools. HDL offers the author a very efficient tool for implementing and synthesizing design on chips. The author uses HDL to describe the system in a computer language that is similar to several commonly used software languages such as C Debugging. The design is easy, since HDL packages implement simulators and test benches. The two widely used Hardware Description Languages are Very-high-speed integrated circuits Hardware Description Language (VHDL) and Verilog.
出版社 :
LAP LAMBERT Academic Publishing
网址:
https://www.lap-publishing.com/
由(作者):
Manu Sudhan, Sowmya Sudhan S
页码 :
104
发表日期:
2011-11-04
现货:
备有现货
类别:
电子学,电子-技术,通信技术
价格:
49.00 €
关键词:
VHDL, Verilog Code, Analog & Digital Circuits, Test Bench Verification

Books loader

Adyen::diners Adyen::jcb Adyen::discover Adyen::amex Adyen::mc Adyen::visa Adyen::cup Adyen::unionpay Adyen::paypal Paypal 银行转帐

LOGIN
  0产品在购物车内
编辑购物车
Loading frontend
LOADING