Design and Modeling of PLL Based CDR for Inter Chip Communications的封面
书籍主题:

Design and Modeling of PLL Based CDR for Inter Chip Communications

Design and Verilog-A Modeling of Phase-Locked Loop Based Clock and Data Recovery Integrated Circuit for 10 Gb/s Intra/Inter Chip Communications in SoC

VDM Verlag Dr. Müller (2009-10-09 )

Books loader

Omni badge 有获得代金券的资格
ISBN-13:

978-3-639-18554-6

ISBN-10:
3639185544
EAN:
9783639185546
书籍语言:
英文
作品简介:
This work describes the design and implementation of a fully monolithic 10 Gb/s phase and frequency-locked loop based clock and data recovery (PFLL-CDR) integrated circuit, as well as the Verilog-A modeling of an asynchronous serial link based chip to chip communication system incorporating the proposed concept. The frequency-locked loop (FLL) operates independently from the phase-locked loop (PLL), and has a highly-desired feature that once the proper frequency has been acquired, the FLL is automatically disabled and the PLL will take over to adjust the clock edges approximately in the middle of the incoming data bits for proper sampling. Another important feature of the proposed quarter-rate concept is the inherent 1-to-4 demultiplexing of the input serial data stream. In order to verify the accuracy of the proposed quarter-rate concept, a clockless asynchronous serial link incorporating the proposed concept and communicating two chips at 10 Gb/s has been modeled at gate level using the Verilog-A language and time-domain simulated.
出版社 :
VDM Verlag Dr. Müller
网址:
http://www.vdm-verlag.de
由(作者):
Maher Assaad
页码 :
148
发表日期:
2009-10-09
现货:
备有现货
类别:
电子学,电子-技术,通信技术
价格:
59.00 €
关键词:
Phase-Locked Loop, Clock and Data Recovery, Early-Late Phase Detector, Digital Quadricorrelator Frequency Detector, Digital Quadricorrelator Frequency Detector

Books loader

Adyen::diners Adyen::jcb Adyen::discover Adyen::amex Adyen::mc Adyen::visa Adyen::cup Adyen::ach Adyen::unionpay Adyen::paypal Paypal 银行转帐

LOGIN
  0产品在购物车内
编辑购物车
Loading frontend
LOADING